Banseog [ physical ai ]
Menu

Unclassified roleKodaira, Japan

SOC FE Design Engineer(SoCフロントエンド設計エンジニア)

Renesas ElectronicsOpen · Oct 19, 2026 checked

At a glance

Kodaira, Japan

Design digital circuits and subsystems for SoC products

What you will do

  • Design digital circuits and subsystems
  • Perform RTL design and collaborate on verification
  • Improve design quality and document specifications

What they ask for

  • Experience with Verilog HDL or SystemVerilog RTL design
  • Experience in SoC, ASIC, or IP development
  • Ability to write and review design specifications

Nice to have

  • Experience with Arm CPU subsystems
  • Knowledge of AMBA Bus architectures
  • Experience with Camera Interface and AI accelerators

Summarised by Banseog from the company's official posting. The official posting is the reference for conditions and details.

What the posting states

Only what the company's official posting says, in its own words.

Benefits
MentionedMentioned…の人々の暮らしへの貢献を可能にしています。 私たちは、競争力のある報酬制度に加え、充実した福利厚生をご用意しています。福利厚生の詳細については、選考プロセスの中でご案内いたします。 私たち…

Not stated in the posting: Experience · Education · Work mode · Pay · Visa sponsorship · Language. Not stated does not mean not offered. Check the official posting.

Skills in the posting

Similar jobs

See all jobs →

Same company

Banseog checks official company careers pages every day. A job is marked closed only when the official page returns a removal (404 or 410).

Job seekers

Find the roles your experience can reach

Paste your career and see which open Physical AI roles it connects to.

Analyze my career
Hiring teams

Hard-to-find Physical AI talent?

Tell us the role and location, and we propose how to secure the people, with market data.

Talent consultation

Weighing an overseas site or the business direction too? Strategy advisory